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We present a theoretical framework for the calculation of charge transport through nanowire-based
Schottky-barrier field-effect transistors that is conceptually simple but still captures the relevant
physical mechanisms of the transport process. Our approach combines two approaches on different
length scales: (1) the finite elements method is used to model realistic device geometries and to
calculate the electrostatic potential across the Schottky-barrier by solving the Poisson equation,
and (2) the Landauer approach combined with the method of non-equilibrium Green’s functions
is employed to calculate the charge transport through the device. Our model correctly reproduces
typical I-V characteristics of field-effect transistors and the dependence of the saturated drain current
on the gate field and the device geometry are in good agreement with experiments. Our approach
is suitable for one-dimensional Schottky-barrier field-effect transistors of arbitrary device geometry
and it is intended to be a simulation platform for the development of nanowire-based sensors.
I. INTRODUCTION
Over the last few decades one-dimensional (1D) semi-
conducting silicon-nanowires (SiNWs) have been widely
studied as potential building blocks for future electronic
devices due to their excellent electrical performance,
small size, and controllable bottom-up fabrication.1–4
Many types of SiNW devices such as ultrasensitive
sensors,5,6 photodetectors,7 and bipolar field effect tran-
sistors (FETs)8,9 have been reported. The key issue for
sensor applications is the down-scaling of FETs to one
dimensional structures, such as nanowires. The attrac-
tive feature of nanowire-based FETs is that the bind-
ing of charged species can be directly monitored by the
change in current through the NWs because of their high
surface-to-volume ratios and small cross-sectional con-
duction pathways.
Recently Weber et al. have reported dopant-
free Schottky-barrier (SB) FETs consisting of intrin-
sic SiNWs working as a channel and NiSi2 nanowires
working as source and drain contacts with gate lengths
down to subphotolithographic values.10–13 Their devices
are based on single-crystalline SiNWs into which nickel
atoms are diffusing from both ends of the wire, forming
sharp interfaces between NiSi2 “leads” and a Si “channel”
in the center. The channel length depends on the anneal-
ing time. Measurements of their transport characteristics
have shown the highest on-current and on-conductance
values recorded to date for intrinsic SiNW-FETs. It is ad-
vantageous that the silicon channel is dopant free since
the noise caused by structural impurities is greatly re-
duced compared to doped nanowires. This feature is ben-
eficial for the production of reliable SiNW-based biosen-
sors.
By modifying the surface of the SiNWs with
DNA,6,14–17 enzymes18 or other chemical compounds5
many kinds of biosensors such as EnFET (enzyme FETs),
Immuno-FETs,19 and DNA-FETs have been demon-
strated. Thus, SiNW-based SB-FETs are expected to
provide a promising platform for biosensor applications.
For a better understanding of the basic charge trans-
port characteristics through the SiNW-based SB-FETs
and the development of the NW-based biosensors, it is
essential to systematically reveal the factors controlling
the charge transport through a pristine FET device.
Several approaches to describe the electronic trans-
port through 1D SB-FETs have been proposed. Knoch
et al. developed quantum mechanical simulations of a
ultrashort channel n-metail-oxide-semiconductor FETs
(n-MOSFETs) on silicon on insulator (SOI)20 and of
a SB-FETs on SOI21 using real-space non-equilibrium
Green’s function formalism. Heinze et al. introduced a
method to calculate the transport through carbon nan-
otube (CNT) SB-FETs using the Landauer formula and
the WKB approximation.22 Pourfath et al. extended this
approach to cylindrical double-gate CNT SB-FETs.23
Michetti et al. expressed the conduction band by an ana-
lytical formula and calculated the transmission functions
analytically.24 Appenzeller et al. have investigated the
transport properties of CNT-FETs and SiNW-FETs in
detail.25 They used a modified 1D Poisson equation and
the non-equilibrium Green’s function technique to calcu-
late the transmission function with the finite difference
method in 1D. Jimene´z et al. expressed the conduction
band profile by an analytical expression26,27 and calcu-
lated the transport properties of SB-FETs by using the
WKB approximation, corrected with k-matching condi-
tions for MSi2/Si(111) and MSi2/Si(100) (with M=Ni,
Co, and Fe) interfaces.27
The majority of these approaches were applied to
highly symmetric devices such as cylindrical FETs de-
signed for integrated circuits. In these systems, the sym-
2metry significantly reduces the computation time. How-
ever, to simulate realistic devices for sensor applications,
a computationally cheap model that is applicable to ar-
bitrary device geometries is also desired. The multiscale
model presented in this article was developed for this
purpose. Our method combines two approaches on differ-
ent length scales: (1) the finite elements method (FEM)
is used to calculate the three-dimensional (3D) electro-
static potential across the Schottky-barrier by solving the
Poisson equation for realistic device geometries. Then
we extract the 1D potential profile along the axis of the
NWs and use (2) the Landauer approach combined with
the method of non-equilibrium Green’s functions28–30 to
calculate the charge transport through the device. Our
model is conceptually simple, computationally inexpen-
sive, it uses only a few empirical parameters, and it is
easily expandable. Since the method is non-atomistic the
number of atoms in the system is irrelevant and therefore
it is possible to simulate devices with dimensions ranging
from a few nanometers up to some micrometers.
In this work we model pristine SB-FETs consisting of
SiNWs and NiSi2 NWs. We analyze the influence of the
device geometries such as gate lengths, thickness of the
insulators, and the gate voltages on the charge trans-
port through the SB-FETs. Despite the simplicity of the
model, the numerical calculations show I-V characteris-
tics of typical conventional MOSFETs and the calculated
saturation currents are in good agreement with the ex-
perimental results by Weber et al.10
This paper is organized as follows. Section II presents
theoretical framework of multiscale modeling and sec-
tion III shows the computational details and parame-
ter settings. In section IV, we present dependence of
the electrostatic potential on device geometries, investi-
gate transmission profiles and I-V characteristics of test
systems, and compare the numerical results with the re-
ported experimental results. Finally, we summarize this
paper in section V, emphasizing the simplicity and ver-
satility of the multiscale modeling.
II. THEORETICAL FRAMEWORK
Figure 1 shows a schematic image of a SiNW-based SB-
FET. The device consists of a SiNW working as a channel
and NiSi2 segments working as source and drain contacts.
This nanowire is put on the gate contact covered with
SiO2. The source, drain, and gate voltages, VS, VD, VG,
the NW diameter dNW, as well as the length of the silicon
nanowire channel Lc, and the thickness of the oxide layer
tox are all indicated in figure 1.
The band diagram of the electronic transport process
through a SB-FET under an applied source-drain voltage
with different gate voltages is shown in figure 2. The en-
ergy gap ΦSB between the edges of the conduction band
(CB) of the silicon channel and the Fermi energies of
the NiSi2 contacts is called the Schottky-barrier. The
barrier thickness is reduced with increasing gate voltage,
allowing the electron in the source to tunnel through the
potential energy barriers.22,25,31 Thus, the drain current
at the constant source-drain voltage is controlled by the
gate voltage. The charge transport through the SB-FET
can be divided into three stages (see figure 2): 1. elec-
tron (hole) injection into the conduction band (valence
band) by tunneling through the Schottky-barrier in the
left interface; 2. ballistic or diffusive transport of charges
through the SiNW; 3. tunneling of charges through the
Schottky-barrier in the right interface.
FIG. 1: A model of a SiNW-based Schottky-barrier FET with
realistic dimensions, as considered in this work. VS, VD, VG
are source, drain, and gate voltages, respectively. Lc is the
length of the silicon nanowire channel, and tox is the thickness
of the oxide layer. dNW is the diameter of the silicon nanowire.
According to figure 2 we define the 1D potential en-
ergy profile U(x) along the axis of the NiSi2/Si/NiSi2
nanowire as
U(x) =


µL − ΦL (x < 0)
µL +ΦSB + UES (0 ≤ x ≤ LC)
µL − eVSD − ΦR (LC < x)
where the position x = 0 is set to be at the left NiSi2/Si
interface, µL/R is the chemical potential of the left/right
contact, ΦSB is the Schottky-barrier energy, ΦL/R is the
ground potential for left/right contact, VSD is the applied
source-drain voltage, and UES(x) is the 1D electrostatic
potential along the axis of the Si-NW obtained from FEM
calculations (see below). For the Schottky-barrier energy
ΦSB we use experimental values from the literature (see
below). The ground potential ΦL/R is introduced in order
to define the baseline for the transmission calculation at
the two interfaces. The two ground potentials are cho-
sen to span the bias window, i.e, ΦL = eV
max
SD , where
V maxSD is the maximum source-drain (bias) voltage that
is used in a set of calculations, and ΦR = 0. This is
how the energy of the electrons in the source that are
within bias window is set higher than the ground po-
tential. In order to calculate the charge transmission
at the two interfaces (see bottom of figure 2) we use
3U(x) in the interval x = [−1.5nm . . . 21.5nm] for the left
and x = [Lc − 21.5nm . . . Lc + 1.5nm] for the right inter-
face. In these two ranges the potential inside the SiNW
(0 ≤ x ≤ Lc) is regularized by applying an energy cut-
off U cut such that U(x) = U cut for energies smaller than
U cut. At the left (L) and right (R) interfaces the cutoff
energy is U cut
L/R = µL/R−ΦL/R, i.e., U(x) is never smaller
than the ground potential ΦL/R (see also figure 5).
FIG. 2: An energy diagram of a SiNW-based Schottky-barrier
FET under an applied source-drain voltage with different gate
voltages VG. The charge transport can be divided into 3
processes; coherent tunneling through the Schottky-barrier
TL/R(E) at the left/right interfaces and ballistic transport
TM(E) in the middle. Increasing the gate voltage leads to
stronger bending of the conduction band (CB), which reduces
the width of the Schottky-barrier. ΦSB is the height of the
Schottky-barrier. µL/R and ΦL/R are the chemical potential
and the ground potential for left/right contacts, respectively.
In this study, we employed the Landauer approach in
real-space for the calculation of the electron transmission
through the NiSi2/Si interfaces.
25,32–34 The Hamilton op-
erator in 1D is given by
Hˆ = −
~
2
2meff
d2
dx2
+ U(x),
where meff , and U(x) are the effective mass of electrons
(or holes) and the potential energy profile along the axis
of the nanowire, respectively. Using finite differences on
an equally spaced grid, the Hamilton matrix is given
by33–35
Hn,m = (Un + 2t0)δn,m − t0δn,m+1 − t0δn,m−1,
where Un = U(xn) is the potential, xn = an is the posi-
tion, a is the grid spacing, and t0 = ~
2/2meffa
2.
The transmission functions at the left (L) and right (R)
interfaces are obtained via the Landauer-Bu¨ttiker formal-
ism using the Fisher-Lee relation:
TL/R(E) = Tr[G
RΓL/RG
AΓM],
where Tr being the trace operation and Γα (α = L,R,M)
are the broadening functions for the contacts, given by
Γα(E) = i[Σα(E)−Σ
†
α(E)]. ΓM is the auxiliary broaden-
ing function, which is required because the system is cut
into two 1D tunneling problems. The self-energies are
defined as Σα(E) = −t0 exp (ika), where ka is obtained
by inverting the band dispersion of the 1D wire (linear
chain) E(ka) = Uα + 2t0(1 − cos(ka)), and Uα = U(xα)
(α = L,R,M) is the potential at the position of the
left/right/auxiliary contacts.33–35 Note that the Σα is a
diagonal matrix and its matrix elements are zero except
for the position where the the left/right/auxiliary contact
is attached.
The retarded/advanced Green’s functions GR/A for the
left (L) and right (R) interfaces are defined as
GR/A(E) = [(E ± iη)I −H − ΣL/R − ΣM]
−1,
where iη is an infinitesimal imaginary value, I is the
identity matrix, H = Hn,m is the Hamilton matrix, and
Σα (α = L,R,M) are the self-energy matrices as defined
above.
Assuming ballistic charge transport through the silicon
channel, i.e. TM (E) ≃ 1.0, and ignoring the phase mem-
ory, the total transmission through the device is given
by33
T (E) = TLTR/(TL + TR − TLTR).
The assumption of ballistic transport in the core channel
region was validated experimentally for devices having
channel lengths less than 1 µm.10
Finally, the current through the SB-FET is calculated
from
ISD = 2e/h
∫ ∞
−∞
T (E)(FL(E)− FR(E)) dE.
The term FL/R is the effective Fermi function k-summed
over the transverse modes in the y−z plane, represented
by
FL/R(E) = SmeffkBT/pi~
2ln(1 + exp((µL/R −E)/kBT )),
where S and µL/R are the cross-sectional area of SiNWs
and the chemical potential for left/right electrodes, re-
spectively. Under an applied source-drain voltage VSD,
the chemical potential for the right electrode is given by
µR = µL − eVSD.
Note that the same formalism works for hole currents
by changing the band of interest from the conduction
band (CB) to the valence band (VB), the Fermi function
from FL/R(E) to 1− FL/R(E), effective mass of electron
to effective mass of hole, and exchanging the sign of the
gate voltages.26
4FIG. 3: Electrostatic potential UES of the SiNW-based Schottky-barrier FETs with different channel lengths being Lc = 1000
nm in (a)/(c) and Lc = 200 nm in (b)/(d). Top: UES(x, z) in the y = 0 plane; bottom: UES(x) along the axes of the
corresponding wire. In these plots the metallic NiSi2 nanowire is held at U = 0 V. The variation of the electrostatic potential
is strongest close to the contacts.
III. COMPUTATIONAL DETAILS
In this work we assumed that the effective electron
mass of whole system for holes/electrons is equal to that
of free electron. For all calculations we use µL = 0 eV,
a=1.0 A˚, meff = 1.0 × me=9.109×10
−31 kg, and T=
300K. For the discussion of electron transport and fig-
ure 3-6 we use tox = 300 nm, Lc = 1000 nm, dNW = 20
nm, ΦSB = 0.50 eV, and V
max
SD = 0.5 V, unless stated dif-
ferently. For the discussion of hole transport and figure
7-8 we use tox = 300 nm, dNW = 21 nm, ΦSB = 0.44 eV,
V maxSD = 2 V. The 3D electrostatic potential UES(x, y, z)
for each combination of VL, VR, and VG is calculated by
solving Poisson equation with a commercial FEM soft-
ware (COMSOL multiphysics.36) The boundary poten-
tials for the source, drain and gate contacts are kept con-
stant at VL, VR, and VG, respectively. The finite element
mesh for the modeled structures is automatically gener-
ated with controlled distribution and increased density
in the regions close to the insulator and NiSi2/Si inter-
faces. The 1D potential profile UES(x) along the axis of
the NW is extracted from UES(x, y, z).
IV. RESULT AND DISCUSSION
A. Dependence of the electrostatic potential on
device geometries
As a first examination of the relationship between the
geometry of FET devices and the efficiency of the gate
effect, we have calculated 3D electrostatic potentials of
FET devices. Figure 3(a) and (b) depict the potential
landscapes with a gate potential of VG = 20 V and the
absence of a source-drain voltage. Figure 3(c) and (d)
show the same potential along the axes of the channels
for long and short silicon channels, respectively. In figure
3(a) and (c), the potential along the silicon channel drops
strongly due to the applied gate field, whereas the gate
field does not penetrate efficiently in the shorter silicon
channel in figure 3(b) and (d).
In addition we have analyzed the influence of the thick-
ness of the insulating layer between the nanowire de-
vice and the gate on the Schottky-barrier width. The
Schottky-barrier width LSB of the left interface is defined
by the position x = LSB > 0 satisfying
U(LSB) = µL. (1)
In figure 4, we show the Schottky-barrier width of the
FET devices as a function of applied gate voltage with
varying thickness of the gate insulators and the chan-
5nel lengths. We can see that the gate field reduces the
Schottky-barrier width for all devices. We find that the
Schottky-barrier width is inversely proportional to the
gate voltage. The reduction of the silicon channel length
as well as an increase of the width of the oxide layer
prevents the gate field from efficiently penetrating into
the Schottky-contact, leaving the Schottky-barrier width
thicker than the device with long channel or an thick ox-
ide layer. Since the gate voltage narrows the Schottky
barrier the enhancement of the electron tunneling by the
gate field is larger through SB-FET devices with longer
silicon channels and thinner gate insulators.
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B. Transmission function and I-V characteristics
Figure 5 shows potential profiles U(x) at the left in-
terface for different gate voltages and the corresponding
transmission functions TL(E) for electron transmissions
through these Schottky-barriers. The non-zero transmis-
sions are due to the quantum tunneling effect. Since a
positive gate voltage causes the Schottky-barrier to get
thinner, the electron transmission increases with increas-
ing gate voltage. For electrons with energies above the
Schottky-barrier height ΦSB, the electron transmission
quickly approaches its maximum value 1. Therefore our
model takes into account both tunneling currents and
thermo-activated (thermionic) currents.
After calculating the transmission functions for both
left and right interfaces, we have calculated the I-V char-
acteristics of SB-FET devices by integrating over the to-
tal transmission function. Figure 6(a) shows the calcu-
lated drain current ISD versus source-drain voltage VSD
for different gate voltages. The I-V curves show typical
features of conventional FETs, i.e., a linear increase of
current followed by current saturation for higher source-
drain voltages. The saturation currents are strongly en-
hanced with increasing gate fields leading to a typical
switching behavior with a high on/off-current ratio. We
evaluated this behavior by calculating the drain current
at a fixed source-drain voltage for several gate voltages.
Figure 6(b) presents the saturated drain current versus
the gate voltage for a fixed source-drain voltage VSD = 0.5
V. The drain current increases exponentially with the in-
crease of the gate field in the lower gate voltages. This is
due to the rapid reduction of the Schottky-barrier width
with the increase of gate fields as shown in the figure
4. The saturation of the drain current in higher gate
field can also be explained from the figure 4 since the
Schottky-barrier width does not decrease so much in the
higher gate field. The huge on/off-current ratio implies
that the device is promising for logic operations. The
flatness of the current in the saturation region in figure
6(a) is also beneficial for the logic operation since the
current retains constant with respect to fluctuation of
the source-drain voltage.
C. Comparison with experiment
Many measurements of SB-FETs consisting of
SiNWs have exhibited unipolar p-type transfer
characteristics,10–13,25 thus the current is transported
by holes in these systems. As discussed previously, our
model can also be applied to hole transport systems. In
order to check the validity of the model, we have applied
our model to SiNW-based SB-FETs and compared the
I-V characteristics and on/off-current ratios with the
experimental results measured by Weber et al.10
The numerical parameters are set as follows. The
Schottky-barrier height between Ni-silicide and bulk Si
ranges from 0.35 eV to 0.47 eV for holes.37 Thus, we set
the Schottky-barrier height of the NiSi2/Si interface for
holes as ΦSB= 0.44 eV. The diameter of the SiNWs is
set to dNW = 21 nm, identical to the mean diameter of
the literature.10 The oxide thickness on the gate is set to
tox =300 nm.
Figure 7 presents the calculated drain currents ISD ver-
sus source-drain voltage VSD for (a) long (Lc = 1000 nm)
and (b) short gate length (Lc = 200 nm) with experimen-
tal data provided by Weber et al.10 The calculated I-V
curves for both systems exhibit similar features as the ex-
perimental results having both a linear increase and sat-
uration at higher source-drain voltages. The drain cur-
rent through the shorter channel is smaller than the one
through the longer channel since the gate field does not
optimally penetrate the NiSi2/Si interfaces. Although
the slopes of the calculated I-V curves for low source-
drain voltages significantly exceed experimental ones, the
amount of the saturated drain current shows a good
agreement with the experiment except for the currents
with high gate field.
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Figure 8 presents the saturated drain current versus
the gate voltage of SB-FET devices with long and short
channels. The saturated drain currents increase signifi-
cantly with the increase of the gate field since the gate
field reduces Schottky-barrier width as shown figure 4.
The on-currents in the short and long systems are of the
same order of magnitude. On the other hand, the off-
currents for small gate voltages are significantly smaller
for the short channel. Although the drain current in the
lower gate field is underestimated, the numerical results
show a qualitative agreement with experiment. Generally
we observe that the drain currents of the SB-FET with
the long channel are higher than for the short channel
because the gate effect is more efficient (compare figure
3(c), (d), figure 4, and figure 7(a), (b)).
The discrepancies between our model and the experi-
ment come from the simplicity of our model. First, we
did not take into account the sub-bands27,38,39 but ex-
pressed the transport by using a single band model. The
inclusion of the sub-bands will lower the drain current
for small source-drain voltages since the onset of cur-
rent flow through the channel will be shifted to higher
source-drain voltages due to the difference of energies be-
tween sub-bands. In addition, the reconstruction of the
exact potential profile at the Schottky-contact40,41 due to
space-charge effects and the dependence of the potential
on the lateral position in the wire are not considered in
this study. Furthermore, the effect of capacitance at the
left and right interfaces and at the gate contact are not
included.42 The addition of a native SiO2 layer on the
surface of the nanowire and the corresponding change of
the electronic structures between the core and surface of
the nanowire will also have an impact on the transport
properties.43 In order to capture the underlying physics
of SB-FET devices, an advanced model incorporating
these effects will be needed. Further studies including
these effects will give helpful information for the future
development of nanowire-based FET devices.
V. CONCLUSION
In summary, nanowire-based FETs have been focus-
ing attention as a promising platform for sensor applica-
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tions due to their high sensitivity. In order to understand
the origin of the physical behavior in the nanowire-based
FET devices, we have developed a multiscale model com-
bining classical FEM and the Landauer approach. Our
model is conceptually simple, computationally inexpen-
sive, it uses only a few empirical parameters, and it is pos-
sible to simulate devices with dimensions ranging from a
few nanometers up to some micrometers. We have ap-
plied this model to Schottky-barrier FETs consisting of
SiNWs working as channel and NiSi2 NW working as
source and drain contacts. Our calculated I-V character-
istics showed the typical behavior of conventional FET
devices, having a linear increase of current followed by
a saturation. The saturated drain currents increase with
increasing gate field due to the reduction of the Schottky-
barrier width. Despite the simplicity of the model, the
calculations showed a good agreement with experiments
and the model correctly reproduces the dependence of the
saturated drain current on the gate field and the device
geometry.
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Our approach is suitable for one-dimensional Schottky-
barrier field-effect transistors of arbitrary device geome-
try. The model can be improved by taking into account
for example insulating layers surrounding the nanowires,
the deformation of the electrostatic potential at the
Schottky-contacts, or accurate electronic band disper-
sions. The results obtained from our model will serve as
guidelines for the understanding of ongoing experimental
work and will help in the design of device architectures
for future applications.
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